JPS6152507B2 - - Google Patents
Info
- Publication number
- JPS6152507B2 JPS6152507B2 JP52103362A JP10336277A JPS6152507B2 JP S6152507 B2 JPS6152507 B2 JP S6152507B2 JP 52103362 A JP52103362 A JP 52103362A JP 10336277 A JP10336277 A JP 10336277A JP S6152507 B2 JPS6152507 B2 JP S6152507B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- cpu
- memory
- input
- processing unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10336277A JPS5437438A (en) | 1977-08-27 | 1977-08-27 | Bus control system |
US05/937,371 US4250547A (en) | 1977-08-27 | 1978-08-28 | Information processing apparatus capable of effecting parallel processings by using a divided common bus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10336277A JPS5437438A (en) | 1977-08-27 | 1977-08-27 | Bus control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5437438A JPS5437438A (en) | 1979-03-19 |
JPS6152507B2 true JPS6152507B2 (en]) | 1986-11-13 |
Family
ID=14352006
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10336277A Granted JPS5437438A (en) | 1977-08-27 | 1977-08-27 | Bus control system |
Country Status (2)
Country | Link |
---|---|
US (1) | US4250547A (en]) |
JP (1) | JPS5437438A (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0340207U (en]) * | 1989-08-31 | 1991-04-18 |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55162167A (en) * | 1979-06-05 | 1980-12-17 | Canon Inc | Electronic program computer |
JPS5682960A (en) * | 1979-12-08 | 1981-07-07 | Toshiba Corp | Bus control system |
JPS56102042A (en) * | 1980-01-21 | 1981-08-15 | Ckd Corp | Encapsulating method for bulb |
DE3177233D1 (de) * | 1980-03-19 | 1990-12-20 | Toshiba Kawasaki Kk | Datenverarbeitungssystem. |
JPS5729935U (en]) * | 1980-07-28 | 1982-02-17 | ||
JPS5743217A (en) * | 1980-08-29 | 1982-03-11 | Nec Corp | Hierarchical structure bidirectional bus controlling system |
DD159916A1 (de) * | 1981-06-22 | 1983-04-13 | Wolfgang Matthes | Mikrorechneranordnung,vorzugsweise fuer den einsatz in multimikrorechnersystemen |
NL8202060A (nl) * | 1982-05-19 | 1983-12-16 | Philips Nv | Rekenmachinesysteem met een bus voor data-, adres- en besturingssignalen, welke bevat een linkerbus en een rechterbus. |
JPS59189530A (ja) * | 1983-04-08 | 1984-10-27 | Nec Home Electronics Ltd | 管球の封止方法 |
JPH0644211B2 (ja) * | 1983-08-15 | 1994-06-08 | 富士通株式会社 | バス制御方式 |
US4821174A (en) * | 1984-03-20 | 1989-04-11 | Westinghouse Electric Corp. | Signal processing system including a bus control module |
US4855902A (en) * | 1985-07-01 | 1989-08-08 | Honeywell, Inc. | Microprocessor assisted data block transfer apparatus |
US4954946A (en) * | 1986-01-29 | 1990-09-04 | Digital Equipment Corporation | Apparatus and method for providing distribution control in a main memory unit of a data processing system |
US5168558A (en) * | 1986-01-29 | 1992-12-01 | Digital Equipment Corporation | Apparatus and method for providing distributed control in a main memory unit of a data processing system |
JPS6399945U (en]) * | 1986-12-17 | 1988-06-29 | ||
JPS63220385A (ja) * | 1987-03-09 | 1988-09-13 | Nec Corp | カ−ド用端末装置 |
DE19636381C1 (de) * | 1996-09-09 | 1998-03-12 | Ibm | Bus mit anforderungsabhängiger Anpassung der in beiden Richtungen zur Verfügung stehenden Bandbreite |
DE102012210106A1 (de) * | 2012-06-15 | 2013-12-19 | Robert Bosch Gmbh | Sensoranordnung für eine Elektrik/Elektronik-Architektur und zugehörige Elektrik/Elektronik-Architektur für ein Fahrzeug |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3226692A (en) * | 1962-03-01 | 1965-12-28 | Bunker Ramo | Modular computer system |
US3274561A (en) * | 1962-11-30 | 1966-09-20 | Burroughs Corp | Data processor input/output control system |
US3411139A (en) * | 1965-11-26 | 1968-11-12 | Burroughs Corp | Modular multi-computing data processing system |
US3651473A (en) * | 1970-03-27 | 1972-03-21 | Burroughs Corp | Expandable interlock exchange for multiprocessing systems |
US3984819A (en) * | 1974-06-03 | 1976-10-05 | Honeywell Inc. | Data processing interconnection techniques |
US3916380A (en) * | 1974-11-06 | 1975-10-28 | Nasa | Multi-computer multiple data path hardware exchange system |
JPS53124940A (en) * | 1977-04-06 | 1978-10-31 | Shinko Electric Co Ltd | Data processing system |
-
1977
- 1977-08-27 JP JP10336277A patent/JPS5437438A/ja active Granted
-
1978
- 1978-08-28 US US05/937,371 patent/US4250547A/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0340207U (en]) * | 1989-08-31 | 1991-04-18 |
Also Published As
Publication number | Publication date |
---|---|
US4250547A (en) | 1981-02-10 |
JPS5437438A (en) | 1979-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6152507B2 (en]) | ||
US4458313A (en) | Memory access control system | |
KR890003323B1 (ko) | 버스 제어수단을 갖춘 마이크로컴퓨터 시스템 | |
JPS6126103B2 (en]) | ||
JPS63255759A (ja) | 制御システム | |
US4344130A (en) | Apparatus to execute DMA transfer between computing devices using a block move instruction | |
JPS63175962A (ja) | 直接メモリアクセス制御装置とマルチマイクロコンピュータシステム内におけるデータ転送方法 | |
JPS5864528A (ja) | 複数マイクロプロセツサのデ−タ転送方式 | |
JPS61165170A (ja) | バス制御方式 | |
JPS603049A (ja) | バスインタ−フエ−ス装置 | |
JP2619385B2 (ja) | Dmaコントローラ | |
JP2610971B2 (ja) | 中央処理装置間ダイレクトメモリアクセス方式 | |
JPS6315953Y2 (en]) | ||
JPS6337453A (ja) | バススイツチ装置 | |
JPS63103351A (ja) | Dma制御回路 | |
JPH0215094B2 (en]) | ||
JPS61251943A (ja) | デ−タ処理装置 | |
JPS5975737A (ja) | 回線制御装置 | |
JPS58101322A (ja) | デ−タ転送制御回路 | |
JPH01126749A (ja) | 周辺機器データ制御装置 | |
JPS6140658A (ja) | デ−タ処理装置 | |
JPH04267455A (ja) | マイクロコンピュータシステム | |
JPS6149266A (ja) | メモリ制御装置 | |
JPH02307149A (ja) | 直接メモリアクセス制御方式 | |
JPH06301635A (ja) | マイクロコンピュータ |